package top

import chisel3._
import chisel3.util._
import chisel3.experimental._


class Uart_Ports extends Bundle{
    val uart_rx     =   Input(Bool())
    val uart_tx     =   Output(Bool())
} 